

DA14580


Dialog Low Power Bluetooth Smart SoC (65nm)

www.sitrigroup.com

Weibo



Wechat



Product Analysis Report

This report is protected by copyright and may not be by way of trade or otherwise, be copied, reproduced, re-sold, lent, hired out in any form without express written permission from Shanghai Industrial μ Technology Research Institute (Hereinafter referred to as SITRI). SITRI always endeavors to provide accurate and reliable information to its customers. However, it is not possible to guarantee absolute accuracy of all information contained herein and SITRI can assume no liability for inadvertent errors in this report.

This report was prepared for our Clients' private study, analysis or research and for no other purpose. The information contained in this report may describe technical innovations, which are the subject of patents held by third parties. The disclosure by SITRI of any such information is in no form whatsoever an inducement to infringe any patent. SITRI assumes no liability for patent infringement arising from the use of the information contained in this report.

To Know



Table of Contents.....2

Table of Contents

List of Tables and Figures

Information Summary.....7

Device Summary

Critical Dimensions

Process Summary

Package Analysis.....11

Package Overview

X-Ray Analysis

Cross Section Analysis

Package OM Cross Section with Dimensions

Package SEM Cross Section with Dimensions

Die Overview.....17

Die Photo

Die Mark

Die Corner

Pad Size

Process Analysis.....21

General Structure

Die Thickness

General Structure

Gate Length

PAD Structure

Die Seal Edge

Metalization

M1 to M7 SEM Cross Section with Dimensions

M5 Barrier Metal Layer Cross Section with Dimensions

M1 to M7 SEM Plan View Image

PMD and IMD

PMD and IMD SEM Cross Section with Dimensions

Passivation SEM Cross Section with Dimensions

Contact and Vias

Contact and Vias SEM Cross Section with Dimensions

Logic Device Analysis.....61

- Functional Layout
 - Die All Functional Layout, De-layer to Poly
- Logic Area Plan View
 - SEM Plan View Image of Logic Area, De-Layer to Poly
 - SEM Plan View Image of Logic NAND2 Cell with Dimensions
 - Logic Area NAND2 Circuit
- Logic Area Cross Section
 - Logic NMOS Cross Section and Stained Analysis
 - Logic PMOS Cross Section and Stained Analysis

Memory Analysis.....74

- Functional Layout
 - Die Memory Functional Layout, De-layer to Poly
- OTP Analysis
 - SEM Each Layer Plan View Image and Layout of 32K OTP
 - SEM Cross Section Image of 32K OTP Memory Cell Area
- SRAM Analysis
 - SEM Plan View Image of 8K SRAM
 - SEM Each Layer Plan view Image and Layout of 42K 6-T SRAM
 - 42K 6-T SRAM Circuit

- SEM Cross Section Image of 42K 6-T SRAM in the BL2 Direction
- SEM Cross Section Image of 42K 6-T SRAM in the WL Direction

- ROM Analysis
 - SEM Each Layer Plan View Image and Layout of 84K ROM
 - SEM Cross Section Image of 84K ROM Memory Cell Area

EDS Analysis.....106

- Package EDS Analysis
- Die EDS Analysis
 - Passivation Layer EDS Analysis
 - Metal Layer EDS Analysis
 - IMD Layer EDS Analysis
 - Metal Barrier Layer EDS Analysis
 - Via EDS Analysis
 - Contact EDS Analysis
 - Poly EDS Analysis
 - STI EDS Analysis
 - Substrate EDS Analysis
 - Contact Silicide EDS Analysis

Major Findings.....127

- Summary